๐Ÿ“–
Benchmarking the Memory Hierarchy of Modern GPUs
Xinxin Mei, Kaiyong Zhao, Chengjian Liu, Xiaowen Chu

Benchmarking the Memory Hierarchy of Modern GPUs

Science & Mathematics Published 2014 Verification Pending

Overview & Synopsis

Memory access efficiency is a key factor for fully exploiting the computational power of Graphics Processing Units (GPUs). However, many details of the GPU memory hierarchy are not released by the vendors. We propose a novel fine-grained benchmarking approach and apply it on two popular GPUs, namely Fermi and Kepler, to expose the previously unknown characteristics of their memory hierarchies. Specifically, we investigate the structures of different cache systems, such as data cache, texture cache, and the translation lookaside buffer (TLB). We also investigate the impact of bank conflict on shared memory access latency. Our benchmarking results offer a better understanding on the mysterious GPU memory hierarchy, which can help in the software optimization and the modelling of GPU architectures. Our source code and experimental results are publicly available.

Indexed from repository: HAL Open Science (hal.science)
Loading document from verified source...
Keyboard Shortcuts: ← / → for pages • + / - for zoom • 0 to fit width Powered by Mozilla PDF.js v3.11

Document Information

Document Title Benchmarking the Memory Hierarchy of Modern GPUs
Author / Organization Xinxin Mei, Kaiyong Zhao, Chengjian Liu, Xiaowen Chu
Subject & Discipline Multidisciplinary Academic Open Research
Categories Science & Mathematics
Publication Year 2014
License / Rights Open Access / Creative Commons
Resource Verification Listed PDF (Verification Pending)
Original Host Website HAL Open Science (hal.science)
File Format application/pdf (Portable Document Format)
Language EN
Catalog ID DOC-249475
Original Source Link Visit Source Page on hal.science »