InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links
Overview & Synopsis
In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 GHz. The outstanding and (to some extent) record achievements throughout the work make an essential contribution to the development of future optical telecommunication networks operating at 80 Gbit/s.
Indexed from repository: Directory of Open Access Books
(
www.doabooks.org)
Document Information
| Document Title | InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links |
|---|---|
| Author / Organization | Makon, Robert Elvis |
| Subject & Discipline | T1-995 |
| Categories | Open Access Books |
| Publication Year | 2021 |
| License / Rights | Open Access / Creative Commons |
| Resource Verification | Listed PDF (Verification Pending) |
| Original Host Website |
Directory of Open Access Books
(www.doabooks.org)
|
| File Format | application/pdf (Portable Document Format) |
| Language | EN |
| Catalog ID | DOC-153017 |
| Original Source Link | Visit Source Page on www.doabooks.org » |